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(57)	 ABSTRACT
A circuit topography is presented which is used to create
usable digital logic gates using N (negatively doped) channel
Junction Field Effect Transistors (JFETs) and load resistors,
level shifting resistors, and supply rails whose values are
based on the direct current (DC) parametric distributions of
those JFETs. This method has direct application to the current
state of the art in high temperature, for example 300° C. to
500° C. and higher, silicon carbide (SiC) device production.
The ability to produce inverting and combinatorial logic
enables the production of pulse and edge triggered latches.
This scale of logic synthesis would bring digital logic and
state machine capabilities to devices operating in extremely
hot environments, such as the surface of Venus, near hydro-
thermal vents, within nuclear reactors (SiC is inherently
radiation hardened), and within internal combustion engines.
The basic logic gate can be configured as a driver for oscil-
lator circuits allowing for time bases and simple digitizers for
resistive or reactive sensors. The basic structure of this inno-
vation, the inverter, can be reconfigured into various analog
circuit topographies through the use of feedback structures.
13 Claims, 8 Drawing Sheets
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N CHANNEL JFET BASED DIGITAL LOGIC	 output frequency of the sensor is logically ANDed with the
GATESTRUCTURE	 output of the generator, a unique envelope would be associ-
ated with that sensor and when detected by a radio receiver,
STATEMENT OF GOVERNMENT INTEREST 	 the signal could be demodulated in a correlation space and
5 differentiated from all the other sensors using different poly-
The invention described herein was made by an employee 	 nomials. A further example would be a surface rover on Venus
of the United States Government and may be manufactured	 which uses a simple digital state machine for decision making
and used by or for the Government of the United States of 	 and control, allowing it to exhibit useful behaviors.
America for governmental purposes without the payment of
any royalties thereon or therefor. 	 10	 SUMMARY
BACKGROUND OF THE INVENTION
	
	 An embodiment of the present invention is directed to an
apparatus configured to create digital logic gates. The appa-
1. Field of the Invention	 ratus comprises a first field effect transistor, at a front end,
The present invention relates to a circuit topography which 15 whose source is tied to zero volts and whose drain is tied to
is used to create usable digital logic gates using N (negatively 	 voltage (Vdd) through a first resistor. The apparatus also
doped) channel Junction Field Effect Transistors (JFETs) and 	 comprises a second field effect transistor, following the front
load resistors, level shifting resistors, and supply rails whose 	 end, configured as a unity gainbuffer whose drain is tied to the
values are based on the direct current parametric distributions 	 Vdd, whose gate is tied to a node connecting the first field
of those JFETs. This method has direct application to the 20 effect transistor to the first resistor, and whose drain is tied to
current state of the art in high temperature (300° C. to 500° C. 	 a series combination of a second resistor and a third resistor.
and higher) silicon carbide (SiC) device production. 	 For a logic false input, the output is at logic true and for a logic
2. Description of the Related Art 	 true input, the output is at logic false.
There are current reasons for placing intelligent processing 	 Another embodiment of the invention is directed to a
near or within sources of high temperature on the order of, for 25 method including placing, at a front end of an inverter, a first
example, 300° C. and higher. Electronic components for use 	 field effect transistor whose source is tied to zero volts and
in these temperatures are typically made of silicon carbide	 whose drain is tied to voltage (Vdd) through a first resistor.
(SiC), which can operate in temperatures as high as 600° C.	 The method also includes placing, following the front end, a
However, processing, either in an analog domain or a digital 	 second field effect transistor configured as a unity gain buffer
domain, requires components whose parameters are closely 30 whose drain is tied to the Vdd, whose gate is tied to a node
matched, and as a consequence, often exist onthe same die, as	 connecting the first field effect transistor to the first resistor,
in integrated circuits. Current processing needs exceed SiC 	 and whose drain is tied to a series combination of a second
integrated circuit production capabilities, which do not allow 	 resistor and a third resistor. For a logic false input, the output
for highly integrated circuits. 	 is at logic true and for a logic true input, the output is at logic
It is currently possible to produce a single component to 35 false.
small number of components of (negatively doped) N channel 	 Another embodiment of the invention is directed to an
Junction Field Effect Transistors (JFETs) and epitaxial resis- 	 apparatus including placing means for placing, at a front end
tors on a single substrate. In order to produce these compo- 	 of an inverter, a first field effect transistor whose source is tied
nents, the quest was to find a way to synthesize usable logic	 to zero volts and whose drain is tied to voltage (Vdd) through
blocks from these devices, knowing that parameters such as 40 a first resistor. The apparatus also includes placing means for
gate to source turn off voltage and drain saturation current, 	 placing, following the front end, a second field effect transis-
may vary from part to part by multiples of five to ten. 	 tor configured as a unity gain buffer whose drain is tied to the
These parameter distribution issues precluded conven- 	 Vdd, whose gate is tied to a node connecting the first field
tional direct coupled and buffered direct coupled FET logic	 effect transistor to the first resistor, and whose drain is tied to
techniques which depend upon precise manipulation and 45 a series combination of a second resistor and a third resistor.
matching of transistor channel widths. Other logic techniques 	 For a logic false input, the output is at logic true and for a logic
required mixes of complementary P (positively doped) and N	 true input, the output is at logic false.
(negatively doped) channel devices or mixes of depletion and
enhancement mode devices. These other technologies typi- 	 BRIEF DESCRIPTION OF THE DRAWINGS
cally worked at temperatures no greater than 125° C., for 50
silicon, with various other technologies operational from 	 The accompanying drawings, which are included to pro-
225° C. up to 400° C. As stated earlier, SiC can operate in 	 vide a further understanding of the invention and are incor-
temperatures up to 600° C.	 porated in and constitute a part of this specification, illustrate
The lack of precise device to device control over device	 embodiments of the invention that together with the descrip-
parameters in discrete SiC JFET production and the lack of 55 tion serve to explain the principles of the invention, wherein:
complementary devices created the need to use resistors as	 FIG.1 illustrates an example of a simple inverter architec-
loads and as level shifters. Thus, in the current state of the art, 	 ture in which an embodiment the present invention may be
one would normally use current sources, push pull stages or 	 implemented;
dropping diodes available using lower temperature technolo- 	 FIG. 2a illustrates another embodiment of an inverter
gies to configure logic gates.	 60 architecture in which an embodiment the present invention
If one creates a method to produce these logic functions of 	 may be implemented with a series string of n FETs;
inversion, combination and latching, one would bring basic 	 FIG. 2b illustrates the logical representation of FIG. 2a;
intelligent capability to devices operating in harsh thermal
	 FIG. 3a illustrates another embodiment of an inverter
environments. For example, one could create a SiC pressure	 architecture with a parallel string of m FETs;
sensor in a jet engine with a frequency output which could 65	 FIG. 3b illustrates the logical representation of FIG. 3a;
have its output sent through a binary polynomial generator 	 FIG. 4 illustrates another embodiment of an inverter archi-
created out of SiC flip-flops and exclusive OR gates. If the 	 tecture with a complex combinatorial logic function;
US 7,688,117 B1
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FIG. 5 illustrates an embodiment of the invention in which
a divide by two counter is presented; and
FIG. 6 illustrates an embodiment of the invention using
NAND gates, NOR gates and inverters.
DETAILED DESCRIPTION OF EMBODIMENTS
Reference will now be made to the embodiments of the
present invention, examples of which are illustrated in the
accompanying drawings.
An embodiment of the present invention is directed to a
circuit topography which is used to create digital logic gates
using N (negatively doped) channel Junction Field Effect
Transistors (JFETs) and load resistors, level shifting resistors
and supply rails whose values are based on the direct current
(DC) parametric distributions of those JFETs. This method
has direct application to the current state of the art in high
temperature, for example higher than 300° C., silicon carbide
(SiC) device production. The ability to produce inverting and
combinatorial logic enables the production of pulse and edge
triggered latches. This scale of logic synthesis brings digital
logic and state machine capabilities to devices operating in
extremely hot environments like the surface of Venus, near
hydrothermal vents, within nuclear reactors and within inter-
nal combustion engines.
As is known to those skilled in the art, SiC is inherently
radiation hardened. The basic logic gate can be configured as
a driver for oscillator circuits allowing for time bases and
simple digitizers forresistive orreactive sensors. The inverter
of the present invention can be reconfigured into various
analog circuit topographies through the use of feedback struc-
tures.
Due to the variability in SiC device parameters, an embodi-
ment of the present invention implements a circuit design to
allow logic gates to be developed using only epitaxial resis-
tors and N Channel JFETs. The resistor values are a function
of the supply voltage, which in turn, is a function of the
transistor turn-off voltage.
In an embodiment of the invention, a JFET technology, the
U401 dual N channel JFET, was chosen. However, it should
be noted that any N channel FET could be used, including SiC
devices. The U401 parameters of the embodiment are Vgs
(off)=-0.5 to —2.5 volts. The saturation drain current Idss=0.5
mA to 10 mA.
FIG.1 is an example of a simple inverter architecture. The
front end of the inverter is comprised of one FET, Ql, whose
source is tied to 0 volts, which is called ground. Its drain is tied
to Vdd through a resistor Rl. According to FIG. 1:
Vdd=2x(IVgs(off) MAXI), or 2x(2.5)=5 volts.
Rl»Vdd/(Idss(min)), or 510.005=1,000 ohms
FIG.1 further shows that following the front end is a FET,
Q2, configured as a unity gain buffer whose drain is tied to
Vdd, whose gate is tied to the node connecting Ql and Rl,
and whose drain is tied to the series combination of resistors,
R2 and R3. The bottom of R3 is tied to Vss. Vss is given as:
Vss--Vdd.
In this embodiment of the invention, R2 —R3 —R1. The input
is the gate of Ql, illustrated as point A. The output of the gate
is given as thenodewhere R2 connects to R3 andis illustrated
as point B. A logic 1 (true) is given as 0 volts or ground. A
logic 0 (false) is given as —0.5 Vss or —2.5 volts.
With a logic 0 (-2.5 volts) at point A, Ql is turned off such
that its drain voltage is at Vdd potential pulled up through Rl.
Q2, wired as a follower, biases itself on, and given that the Rs
are chosen as a function of Idss(min) and Vdd, there is little
drop across Ql and so the voltage at source of Ql and the top
4
of R2 is approximately Vdd. Thus, with R2 —R3, the voltage at
point B is the midpoint between Vdd and Vss which is 0 volts
or ground.
With a logic 1 (0 volts) at pointA, Ql is turned on such that
5 its drain voltage is at ground potential with Vdd dropped
across Rl. Q2, wired as a follower, biases itself on and given
that the Rs are chosen as a function of Idss(min) and Vdd,
there is little drop across Ql and so the voltage at source of Ql
and the top of R2 is approximately ground or 0 volts. Thus,
io with R2—R3, the voltage at point B is the midpoint between
ground and Vss which is —2.5 volts.
Thus, for a logic 0 input (-2.5 volts), the output is at logic
1 (0 volts) and for a logic 1 input (0 volts), the output is a logic
0 (-2.5 volts). The device is a logical inverter.
15 FIG. 2a illustrates another embodiment of an inverter
architecture. By replacing Ql with a series string of n FETs
(Ql-Qn), the device becomes an n input NAND gate where
the output remains at logic 1 until all n inputs are at logic 1 at
which time it will go to logic 0. The inputs are the gates of
20 Ql-Qn, illustrated as points Al-An. The output of the gate is
given as the node where R2 connects to R3 and is illustrated
as point B. Following the front end is a FET, Q follower,
configured as a unity gain buffer whose drain is tied to Vdd,
whose gate is tied to the node connecting Ql-Qn and Rl, and
25 whose drain is tied to the series combination of resistors, R2
and R3.
FIG. 2b illustrates the logical representation of FIG. 2a.
FIG. 3a illustrates another embodiment of an inverter
architecture. By replacing Ql with a parallel string of m FETs
30 (Ql-Qn), as shown in FIG. 3a, the device becomes an m input
NOR gate in which the output will go to logic 0 if any or all of
the m inputs are at logic 1. The inputs are the gates of Ql-Qn,
illustrated as points Al-An. The output of the gate is given as
the node where R2 connects to R3 and is illustrated as point B.
35 Following the front end is a FET, Q follower, configured as a
unity gain buffer whose drain is tied to Vdd, whose gate is tied
to the node connecting Ql-Qn and Rl, and whose drain is tied
to the series combination of resistors, R2 and R3.
FIG. 3b illustrates the logical representation of FIG. 3a.
40 FIG. 4 illustrates another embodiment of an inverter archi-
tecture. As shown in FIG. 4, any combination of n series FETs
(NAND structure) and m parallel FETs (NOR structure) at the
input creates the complex combinatorial logic function. This
configuration is known as a sum of products. A product of
45 sums can also be configured by simply stacking the NOR
functions, each atop of the other, using the vertical NAND
structure. The inputs are the gates of Ql-Qn, illustrated as
points Al-An, B1-Bn and Xl-Xn. The output of the gate is
given as the node where R2 connects to R3 and is illustrated
5o as point NOT [(Al*A2* ... *An)+(Bl*B2* ... *Bn)+ ... +
(Xl*X2* ... *Xn)]. Following the front end is a FET, Q
follower.
FIG. 5 illustrates an embodiment of the invention in which
a divide by two counter is presented. Using NAND or NOR
55 synthesis, cross coupled set reset flip flops can be configured.
Thus, higher level constructs such as an edge triggered D flip
flop canbe made. It utilizes an edge triggered D flip flop in the
classic /Q feed back to input D configuration.
Using NAND gates, NOR gates and inverters, one can
60 configure any common realization of the exclusive OR or
exclusive NOR functions, XOR and XNOR respectively, as
illustrated in FIG. 6. Thus, according to embodiments of the
present invention, using the aforementioned building blocks,
any combinatorial, pulse or edge triggered device can be
65 synthesized.
The present invention, therefore, allows device parameters
to differ while still maintaining the functionality of the cir-
US 7,688,117 B1
5
cuit. In current SiC MESFET transistors, logic gates con-
structed from SiC MESFET transistors could not be turned
off sufficiently for practical logic gate operation and had poor
endurance at high temperatures. As such, there are no
instances in the current art of logic devices performing reli-
ably for substantial periods of time at high temperature. The
present invention has demonstrated that using an random
sampling of an arbitrarily chosen N channel JFET as a model,
allows for the development of reliable, high temperature logic
functions for high temperature, high ionizing radiation envi-
ronments.
The present invention may therefore be used in commercial
applications that require high temperature, high radiation and
hard logic devices. For example, the present invention may be
used in high temperature wireless sensors. In another
example, oscillators using resistive and capacitive sensors as
time base components and built around SiC logic gates would
be useful point of source digitizers of sensed variables in a
high temperature environment, such as a jet engine, near a
hydrothermal vent, or at a drill head in deep hole environ-
ments. The output of the oscillator may be used to drive a
binary polynomial generator unique to that sensor while also
modulating the output of the oscillator by the polynomial
prior to transmitting it on a wire or over air. This will give that
sensor a unique signature. Multiple sensors transmitting on
the same medium can then be singled out through source
separation algorithms.
State machines may also be built out of SiC logic devices,
giving processing capability to devices, fixed and mobile,
operating in high temperature environments. An example
would be a robot operating on the surface of Venus with
expected temperatures up to 460° C. A state machine built out
of SiC logic could direct the vehicle as it avoids obstacles,
deploys sensors, or transmits telemetry to other devices, etc.
Given the added radiation hardness of SiC, robots could be
made to enter nuclear power plants during and after a melt-
down for mitigation or clean up. The extreme temperatures
and radiation fluence could be tolerated by a SiC based robot.
The inverter of an embodiment of the invention allows for
the creation of an analog amplifier. With its known output
impedance as a function of R2 and R3, feeding the output
back to the input and by including an input resistor, a negative
feedback ratio can be configured and the resulting circuit is
that of an analog amplifier. This amplifier can be configured
into the various and well known functions such as a voltage
amplifier, a summer, an integrator, a differentiator and other
analog functions.
As noted above, the present invention therefore allows for
combinatorial, pulse and clock mode logical devices, oscil-
lators and analog building blocks all made from the state of
the art in SiC JFET devices and epitaxial resistors and which
can operate at temperatures exceeding 500° C.
The foregoing description has been directed to specific
embodiments of this invention. It will be apparent; however,
that other variations and modifications may be made to the
described embodiments, with the attainment of some or all of
their advantages. Therefore, it is the object of the appended
claims to cover all such variations and modifications as come
within the true spirit and scope of the invention.
What is claimed:
1. An apparatus configured to create digital logic gates,
comprising:
• first field effect transistor, at a front end, whose source is
tied to zero volts and whose drain is tied to voltage (Vdd)
through a first resistor; and
• second field effect transistor, following the front end,
configured as a unity gain buffer whose drain is tied to
6
the Vdd, whose gate is tied to a node connecting the first
field effect transistor to the first resistor, and whose drain
is tied to a series combination of a second resistor and a
third resistor,
5	 wherein fora logic false input, the output is at logic true and
for a logic true input, the output is at logic false, and
wherein the bottom of the third resistor is tied to Vss,
wherein Vss is equal to negative Vdd.
2. The apparatus of claim 1, wherein the first, second and
l0 third resistors are equal.
3. The apparatus of claim 1, wherein the input is a gate of
the first field effect transistor and the output of the gate is a
node where the second resistor connects to the third resistor.
15 4. The apparatus of claim 1, wherein the first field effect
transistor is a series string of n field effect transistors, wherein
the apparatus becomes an n input NAND gate where the
output remains at logic true until all n inputs are at logic true
at which time the output will go to logic false.
20 5. The apparatus of claim 1, wherein the first field effect
transistor is a parallel string of m field effect transistors,
wherein the apparatus becomes an m input NOR gate in
which the output is configured to go to logic false if any or all
of the m inputs are at logic true.
25 6. The apparatus of claim 1, wherein any combination n
series field effect transistors and m parallel field effect tran-
sistors at the input creates a complex combinatorial logic
function.
7. The apparatus of claim 1, further comprising a divide by
30 two counter, wherein using NAND or NOR synthesis, cross
coupled set reset flip flops can be configured.
8. The apparatus of claim 1, wherein the resistors values are
a function of supply voltage, which in turn, is a function of the
field effect transistors turn off voltage.
35 9. The apparatus of claim 1, wherein each field effect
transistor is a u401 dual negatively doped channel junction
field effect transistor.
10. The apparatus of claim 1, wherein the apparatus is
40 configured to use NAND gates, NOR gates and inverters.
11. The apparatus of claim 1, wherein the apparatus is
configured to produce inverting and combinatorial logic,
thereby enabling the production of pulse and edge triggered
latches.
45	 12. A method, comprising:
placing, at a front end of an inverter, a first field effect
transistor whose source is tied to zero volts and whose
drain is tied to voltage (Vdd) through a first resistor;
placing, following the front end, a second field effect tran-
50 sistor configured as a unity gain buffer whose drain is
tied to the Vdd, whose gate is tied to a node connecting
the first field effect transistor to the first resistor, and
whose drain is tied to a series combination of a second
resistor and a third resistor; and
55	 tying the bottom of the third resistor to Vss, wherein Vss is
equal to negative Vdd,
wherein for a logic false input, the output is at logic true and
for a logic true input, the output is at logic false.
60	 13. An apparatus, comprising:
placing means for placing, at a front end of an inverter, a
first field effect transistor whose source is tied to zero
volts and whose drain is tied to voltage (Vdd) through a
first resistor; and
65 placing means for placing, following the front end, a sec-
ond field effect transistor configured as a unity gain
buffer whose drain is tied to the Vdd, whose gate is tied
US 7,688,117 B1
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to a node connecting the first field effect transistor to the 	 wherein the bottom of the third resistor is tied to Vss,
first resistor, and whose drain is tied to a series combi- 	 wherein Vss is equal to negative Vdd.
nation of a second resistor and a third resistor,
wherein for a logic false input, the output is at logic true and
for a logic true input, the output is at logic false, and
